Machine Language to Assembly Language Conversion Table

Hex Code	Mnemonic Code	Mnemonic Description	Mode	Number of Bytes
00 01	* NOP	No operation	Inherent	1
02 03	*	The part of the pa	- 42	and the
04 05	*			
06	TAP	Transfer from accumulator A to process code register	Inherent	1
07	TPA	Transfer from process code register to accumulator A	Inherent	1
08	INX	Increment index register	Inherent	1
09 0A	DEX CLV	Decrement index register Clear 2's complement overflow bit	Inherent Inherent	1
0B	SEV	Set 2's complement overflow bit	Inherent	1
0C	CLC	Clear carry	Inherent	1
0D	SEC	Set carry	Inherent Inherent	1
0E 0F	CLI SEI	Clear interrupt mask Set interrupt mask	Inherent	1
10	SBA	Subtract accumulator	Inherent	. 1
11	CBA	Compare accumulator	Inherent	1
12 13	*	1000	7 1100	
14	* *	Marine Security	m surress)	
16	TAB	Transfer from A to B	Inherent	1
17	TBA	Transfer from B to A	Inherent	1
19 1A	DAA *	Decimal Adjust (A)	Inherent	1
1B 1C 1D	ABA *	Add B to A	Inherent	1
1E 1F	*	170		MED
20 21	BRA *	Branch always	Relative	2
22 23	BHI BLS	Branch if higher Branch if lower or same	Relative Relative	2 2

Machine Language to Assembly Language Conversion Table (continued)

Hex Code	Mnemonic Code	Mnemonic Description	Mode	Number of bytes
24	ВСС	Branch if carry clear	Relative	2
25	BCS	Branch if carry set	Relative	2
26	BNE	Branch if not equal	Relative	2 2 2 2 2 2 2 2
27	BEQ	Branch if equal	Relative	2
28	BVC	Branch if overflow clear	Relative	2
29	BVS	Branch if overflow set	Relative Relative	2 2
2A	BPL	Branch if plus Branch if minus	Relative	2
2B	BMI		Relative	2
2C	BGE	Branch if greater than zero or equal to		
2D	BLT	Branch if less than zero	Relative	2
2E	BGT	Branch if greater than zero	Relative	2 2
2F	BLE	Branch if less than zero or equal to	Relative	2
30	TSX	Transfer from stack pointer to index register	Inherent	1
31	INS	Increment stack pointer	Inherent	1
32	PUL(A)	Pull data from stack		1
33	PUL(B)	Pull data from stack		1
34	DES	Decrement stack pointer	Inherent	1
35	TXS	Transfer from index register to stack pointer	Inherent	1
36	PSH(A)	Push data on stack		1
37 38	PSH(B)	Push data on stack		1
39 3A	RTS *	Return from subroutine	Inherent	1
3B	RTI	Return from interrupt	Inherent	1
3C	*			
3D	*			10-
3E	WAI	Wait for interrupt	Inherent	1
3F	SWI	Software interrupt	Inherent	1
40	NEG(A)	Negate		1
42	*			-11
43	COM(A)	Complement		1
44 45	LSR(A)	Logical shift right		1
46	ROR(A)	Rotate right		1
47	ASR(A)	Arithmetic right shift		1
48	ASL(A)	Arithmetic shift left		1

Hex Code	Mnemonic Code	Mnemonic Description	Mode	Number of bytes
49	ROL(A)	Rotate left		1
4A	DEC(A)	Decrement		1 -
4B	*	100		
4C	INC(A)	Increment		1
4D	TST(A)	Test	100	1
4E	GT D(A)	Class	,	1
4F 50	CLR(A) NEG(B)	Clear Negate		i
51	NEG(B)	Megare		•
52	*			
53	COM(B)	Complement		1
54	LSR(B)	Logical shift right		1
55	*			
56	ROR(B)	Rotate right	10 10 10 10 10 10 10 10 10 10 10 10 10 1	1
57	ASR(B)	Arithmetic shift right		1
58.	ASL(B)	Arithmetic shift left	Control (All)	1
59	ROL(B)	Rotate left	ALC: NO	1
5A	DEC(B)	Decrement		1
5B	*			
5C	INC(B)	Increment	2	1
5D	TST(B)	Test		1
5E	* * * * * * * * * * * * * * * * * * *	Class		1
5F	CLR(B)	Clear	Indexed	2
60 61	NEG	Negate	Indexed	~
62	*	The second second		
63	СОМ	Complement	Indexed	2
64	LSR	Logical shift right	Indexed	2
65	*	208.002 0		
66	ROR	Rotate Right	Indexed	2
67	ASR	Arithmetic shift right	Indexed	2 2
68	ASL	Arithmetic shift left	Indexed	2
69	ROL	Rotate left	Indexed	2 2
6A	DEC	Decrement	Indexed	2
6B	*		7-11	
6C	INC	Increment	Indexed	2
6D	TST	Test	Indexed Indexed	2 2 2 3
6E	JMP	Jump	Indexed	2
6F 70	CLR NEG	Clear	Extended	3
71	NEG *	Negate	Datellaca	
72	*	to make		
73	СОМ	Complement	Extended	3
74	LSR	Logical shift right	Extended	3

He			Mode	Number of Bytes
-				
75	non	Dotate wight	Extended	3
76	ROR	Rotate right Arithmetic right shift	Extended	3
77	ASR	Arithmetic left shift	Extended	3
78	ASL	Rotate left	Extended	3
79	ROL	Decrement	Extended	3
7A 7B		Decrement		
70	INC	Increment	Extended	3
7D		Test	Extended	3
7E		Jump	Extended	3
7 F		Clear	Extended	3
80	SUB(A		Immediate	2 2 2
81	CMP(A		Immediate	2
82	SBC(A		Immediate	2
83	*	,		
84	AND(A) Logical AND	Immediate	2
85	BIT(A		Immediate	2 2
86	LDA(A		Immediate	2
87	*			
88	EOR(A	Exclusive OR	Immediate	2
89			Immediate	2
8.A			Immediate	2
8E	ADD(A		Immediate	2
80	CPX	Compare index register		3
81	BSR	Branch if subroutine	Relative	2 2 3 2 3
81	LDS	Load stack pointer	Immediate	3
81	*		973.04.7	
90	SUB(A	Subtract	Direct	2
91	CMP(Direct	2 2
92	SBC(A	Subtract with carry	Direct	2
93		0205	No. of the latest the second	9
94	,		Direct	2 2
95			Direct	
96			Direct	2 2
9'	· ·		Direct	2
98	· ·		Direct	2 2 2
99			Direct	2
9,			Direct Direct	2
91				2 2
90		Compare index registe	Direct	
91		I and stock pointon	Direct	2
91	LDS	Load stack pointer	Direct	

Hex Code	Mnemonic Code	Mnemonic Description	Mode	Number of Bytes
9F	STS	Store stack pointer	Direct	2
A0	SUB(A)	Subtract	Indexed	
A1	CMP(A)	Compare	Indexed	2 2
A2	SBC(A)	Subtract with carry	Indexed	2
A3	*			
A4	AND(A)	Logical AND	Indexed	2
A5	BIT(A)	Bit test	Indexed	2
A6	LDA(A)	Load accumulator	Indexed	2 2
A7	STA(A)	Store accumulator	Indexed	
A8	EOR(A)	Exclusive OR	Indexed	2
A 9	ADC(A)	Add with carry	Indexed	2
AA	ORA(A)	Inclusive OR	Indexed	2
AB	ADD(A)	Add without carry	Indexed	2
AC	CPX	Compare index register	Indexed	2
AD	JSR	Jump to subroutine	Indexed	2
AE	LDS	Load stack pointer	Indexed	2
AF	STS	Store stack pointer	Indexed	2
B0	SUB(A)	Subtract	Extended	3
B1	CMP(A)	Compare	Extended	3
B2 B3	SBC(A)	Subract with carry	Extended	3
B4	AND(A)	Logical AND	Extended	3
B5	BIT(A)	Bit test	Extended	3
B6	LDA(A)	Load accumulator	Extended	3
B7	STA(A)	Store accumulator	Extended	3
B8	EOR(A)	Exclusive OR	Extended	3
B9	ADC(A)	Add with carry	Extended	3
BA	ORA(A)	Inclusive OR	Extended	3
BB	ADD(A)	Add without carry	Extended	3
BC	CPX	Compare index register	Extended	3
BD	JSR	Jump to subroutine	Extended	3 3
BE	LDS(A)	Load stack pointer	Extended	3
BF	STS(A)	Store stack pointer	Extended Immediate	2
CO	SUM(B)	Subtract	Immediate	2
C1	CMP(B)	Compare	Immediate	2
C2 C3	SBC(B)	Subtract with carry	Immediate	2
C4	AND(B)	Logical AND	Immediate	2
C5	BIT(B)	Bit test	Immediate	2
C6	LDA(B)	Load accumulator	Immediate	2
C7	*			
C8	EOR(B)	Exclusive OR	Immediate	2
C9	ADC(B)	Add with carry	Immediate	2
CA	ORA(B)	Inclusive OR	Imm ediate	2

Hex Code	Mnemonic Code	Mnemonic Description	Mode	Number of bytes
СВ	ADD(B)	Add without carry	Immediate	2
CC	*			
CD	*			
CE	LDX	Load index register	Immediate	3
CF D0	SUB(B)	Subtract	Direct	2
D1	CMP(B)	Compare	Direct	
D2	SBC(B)	Subtract with carry	Direct	2 2
D3	*			
D4	AND(B)	Logical AND	Direct	2
D5	BIT(B)	Bit test	Direct	2
D6	LDA(B)	Load accumulator	Direct	2
D7	STA(B)	Store accumulator	Direct	2 2
D8	EOR(B)	Exclusive OR	Direct Direct	2
D9 DA	ADC(B) ORA(B)	Add with carry Inclusive OR	Direct	2
DB	ADD(B)	Add without carry	Direct	2
DC	*	Add without carry	2.1.00	
DD	*			
DE	LDX	Load index register	Direct	2
DF	STX	Store index register	Direct	2
E 0	SUB(B)	Subtract	Indexed	2
E1	CMP(B)	Compare	Indexed	2 2
E2	SBC(B)	Subtract with carry	Indexed	2
E3 E4	AND(B)	Logical AND	Indexed	2
E5	BIT(B)	Bit test	Indexed	2
E6	LDA(B)	Load accumulator	Indexed	2
E7	STA(B)	Store accumulator	Indexed	2
E8	EOR(B)	Exclusive OR	Indexed	2
E9	ADC(B)	Add with carry	Indexed	2
EA	ORA(B)	Inclusive OR	Indexed	2 2
EB	ADD(B)	Add without carry	Indexed	2
EC ED	*	7		
EE	LDX	Load index register	Indexed	2
EF	STX	Store index register	Indexed	2
F0	SUB(B)	Subtract	Extended	3
F1	CMP(B)	Compare	Extended	3
F2	SBC(B)	Subtract with carry	Extended	3
F3	*	Lariani AND	Extended	3
F4 F5	AND(B)	Logical AND Bit test	Extended	3
Fo	BIT(B)	Bit test	Extended	

Machine Language to Assembly Language Conversion Table (continued)

Hex	Mnemonic	Mnemonic	Mode	Number
Code	Code	Description		of Bytes
F6 F7 F8 F9 FA FB FC FD FE	LDA(B) STA(B) EOR(B) ADC(B) ORA(B) ADD(B) * LDX STX	Load accumulator Store accumulator Exclusive Add with carry Inclusive OR Add without carry Load index register Store index register	Extended Extended Extended Extended Extended Extended Extended Extended Extended	3 3 3 3 3 3 3

Mnemonic	Hex	Mnemonic	100001	Mode	Number
Code	Code	Description	200	n And San	of Bytes
ADA	1B	Add A to B		Inherent	1
ADC(A)	89	Add with carry	N. W.	Immediate	2
ADC(A)	99	Add with carry	3 770	Direct	2 2
ADC(A)	A9	Add with carry		Indexed	2
ADC(A)	B9	Add with carry	4 54 3	Extended	3 2 2 2 2 3
ADC(B)	C9	Add with carry	3 5 ET	Immediate	2
ADC(B)	D9	Add with carry	а	Direct	2
ADC(B)	E9	Add with carry		Indexed	2
ADC(B)	F9	Add with carry	The second	Extended	2
ADD(A)	8B	Add without carry		Immediate	
ADD(A)	9B	Add without carry	- 1	Direct	2
ADD(A)	AB	Add without carry		Indexed	2 3
ADD(A)	BB	Add without carry	100	Extended	
ADD(B)	CB	Add without carry		Immediate	2
ADD(B)	DB	Add without carry	- (1 18 My)	Direct	2
ADD(B)	EB	Add without carry		Indexed	2 3
ADD(B)	FB	Add without carry	200	Extended	2
AND(A)	84	Logical AND		Immediate	2
AND(A)	94	Logical AND	*	Direct	2
AND(A)	A4	Logical AND		Indexed	3
AND(A)	B4	Logical AND	1 2	Extended	2
AND(B)	C4	Logical AND	1 / V	Immediate	2
AND(B)	D4	Logical AND	1, 8	Direct	2
AND(B)	E4	Logical AND	To May 1	Indexed	3
AND(B)	F4	Logical AND	100	Extended	3
ASL(A)	48	Arithmetic shift left			1
ASL(B)	58	Arithmetic shift left		To domed	2
ASL	68	Arithmetic shift left	THE WEST	Indexed	3
ASL	78	Arithmetic shift left	447	Extended	3
ASR(A)	47	Arithmetic shift right	· ·		1
ASR(B)	57	Arithmetic shift right	5 S	Tudonod	2
ASR	67	Arithmetic shift right	and the second	Indexed Extended	3
ASR	77	Arithmetic shift right		Relative	2
BCC	24	Branch if carry clear	a V	Relative	2
BCS	25	Branch if carry set		Relative	2
BEQ	27	Branch if equal	7 × 1	Relative	2
BGE	2C	Branch if greater than o equal to zero	•	Ittative	
BGT	2E	Branch if greater than z	ero	Relative	2
BHI	22	Branch if higher		Relative	2
BIT(A)	85	Bit test		Immediate	2
BIT(A)	95	Bit test	7 911	Direct	2 2
BIT(A)	A5	Bit test		Indexed	
BIT(A)	B5	Bit test		Extended	3

	Mnemonic Code	Hex Code	Mnemonic Description	Mode	Number of Bytes
Γ	BIT(B)	C5	Bit test	Immediate	2
П	BIT(B)	D5	Bit test	Direct	2
ı	BIT(B)	E5	Bit test	Indexed	2
ı	BIT(B)	F5	Bit test	Extended	3
۱	BLE	2F	Branch if less than or equal to zero	Relative	2
ı	BLS	23	Branch if lower or same	Relative	2
ı	BLT	2D	Branch if less than zero	Relative	2
ı	BMI	2B	Branch if minus	Relative	2
ı	BNE	26	Branch if not equal	Relative	2
	BPL	2A	Branch if plus	Relative	2
1	BRA	2A 20	Branch always	Relative	2
1	BSR	8D	Branch to subroutine	Relative	2
	BVC	28	Branch if overflow clear	Relative	2
	BVS	29	Branch if overflow set	Relative	2
	CBA	11	Compare accumulators	Inherent	1
1	CLC	0C	Clear carry	Inherent	1
1	CLI	0E	Clear interupt mask	Inherent	1
1	CLR(A)	4F	Clear		1
1	CLR(B)	5F	Clear		1
	CLR	6F	Clear	Indexed	2
	CLR	7F	Clear	Extended	3
	CLV	0A	Clear 2's complement	Inherent	1
	OHV	UA.	overflow bit		
	CMP(A)	81	Compare	Immediate	2
	CMP(A)	91	Compare	Direct	2
	CMP(A)		Compare	Indexed	2
1	CMP(A)	B1	Compare	Extended	3
	CMP(B)	C1	Compare	Immediate	2
	CMP(B)		Compare	Direct	
	CMP(B)		Compare	Indexed	2 2 3
	CMP(B)		Compare	Extended	
	COM(A)		Complement		1
	COM B)	53	Complement		1
	COM	63	Complement	Indexed	2
	COM	73	Complement	Extended	3
	CPX	8C	Compare index register	Immediate	3
	CPX	9C	Compare index register	Direct	2
	CPX	AC	Compare index register	Indexed	2
	CPX	BC	Compare index register	Extended	3
	DAA	19	Decimal adjust	Inherent	1
	DEC(A)		Decrement		1
	DEC(B)		Decrement		1

Assembly Language to Machine Language Conversion Table (continued)


Mnemonic	Hex	Mnemonic	Mode	Number
Code	Code	Description		of Bytes
DEC DES DEX EOR(A) EOR(A) EOR(A) EOR(A) EOR(B) EOR(B) EOR(B) EOR(B) EOR(B) EOR(B) I C(A) II C(B) II C II S II X II P	6A 7A 34 09 88 98 88 88 88 88 88 89 4C 5C 6C 7C 31 86 86 96 A6 BF 8E 9E 8E 9E 8E 9E 8E 9E 8E 9E 8E 9E 8E 8E 8E 8E 8E 8E 8E 8E 8E 8	Decrement Decrement stack pointer Decrement index reg. Exclusive OR Increment Increment Increment Increment stack pointer Increment index register Jump Jump Jump Jump to subroutine Load accumulator Load stack pointer Load index register	Indexed Extended Inherent Inherent Inherent Immediate Direct Indexed Extended Immediate Direct Indexed Extended Inherent Inherent Inherent Indexed Extended Immediate Direct Indexed Extended Extended Immediate Direct Indexed Extended Extended Extended Extended Extended Extended Extended Extended	2 3 1 1 2 2 2 2 3 1 1 1 2 3 2 2 2 3 2 2 2 3 3 2 2 2 2

Assembly Language to Machine Language Conversion Table (continued)

Mnemonic Code	Hex Code	Mnemonic Description	Mode	Number of Bytes
LSR	64	Logical shift right	Indexed	2
LSR	74	Logical shift right	Extended	3
NEG(A)	40	Negate		1
NEG(B)	50	Negate		1
NEG	60	Negate	Indexed-	2 3
NEG	70	Negate	Extended	3
NOP	01	No operation	Inherent	1
ORA(A)	8A	Inclusive OR	Immediate	2
ORA(A)	9A	Inclusive OR	Direct	2
ORA(A)	AA	Inclusive OR	Indexed	2
ORA(A)	BA	Inclusive OR	Extended	3
ORA(B)	CA	Inclusive OR	Immediate	2 2 2 3 2
ORA(B)	DA	Inclusive OR	Direct	2
ORA(B)	EA	Inclusive OR	Indexed	2 2 3
ORA(B)	FA	Inclusive OR	Extended	3
PSH(A)	36	Push data onto stack		1
PSH(B)	37	Push data onto stack		1
PUL(A)	32	Pull data from stack		1
PUL(B)	33	Pull data from stack		1
ROL(A)	49	Rotate left		1
ROL(B)	59	Rotate left		1
ROL	69	Rotate left	Indexed	2
ROL	79	Rotate left	Extended	2 3 1
ROR(A)	46	Rotate right		
ROR(B)	56	Rotate right		1
ROR	66	Rotate right	Indexed	2 3
ROR	76	Rotate right	Extended	3
RTI	3B	Return from interrupt	Inherent	1
RTS	39	Return from subroutine	Inherent	1
SBA	10	Subtract accumulators	Inherent	1
SBC(A)	82	Subtract with carry	Immediate	2 2 2 3 2 2 2 2 3
SBC(A)	92	Subtract with carry	Direct	2
SBC(A)	A2	Subtract with carry	Indexed	2
SBC(A)	B2	Subtract with carry	Extended	3
SBC(B)	C2	Subtract with carry	Immediate	2
SBC(B)	D2	Subtract with carry	Direct	2
SBC(B)	E2	Subtract with carry	Indexed	2
SBC(B)	F2	Subtract with carry	Extended	3
SEC	OD	Set carry	Inherent	1
SEI	OF	Set interrupt mask	Inherent	1

Assembly Language to Machine Language Conversion Table (continued)

Mnemonic Code	Hex Code	Mnemonic Description	Mode	Number of Bytes
SEV STA(A) STA(A) STA(B) STA(B) STA(B) STA(B) STA(B) STA(B) STA(B) STA(B)	0B 97 A7 B7 D7 E7 F7 9F AF BF	Set 2's complement overflow bit Store accumulator Store stack pointer Store stack pointer Store stack pointer Store stack pointer Store index register	Inherent Direct Indexed Extended Direct Indexed Extended Direct Indexed Extended Direct Indexed Extended Direct	1 2 2 3 2 2 2 3 2 2 3 2 2 3 2
STX STX SUB(A) SUB(A) SUB(A) SUB(A) SUB(B) SUB(B) SUB(B) SUB(B) SUB(B) TAB TAP	EF FF 80 90 A0 B0 C0 D0 E0 F0 3F 16 06	Store index register Store index register Subtract Transfer from A to B Transfer from A to	Indexed Extended Immediate Direct Indexed Extended Immediate Direct Indexed Extended Indexed Indexed Indexed Inherent Inherent	2 3 2 2 2 3 2 2 2 2 2 3 1 1
TBA TPA TST(A) TST(B) TST TST TSX TXS WAI	17 07 4D 5D 6D 7D 30 35	condition code register Transfer from B to A Transfer from condition code register to A Test Test Test Test Transfer from stack pointer to index register Transfer from index register to stack pointer Wait for interrupt	Inherent Inherent Indexed Extended Inherent Inherent	1 1 1 2 3 1



All addresses are in hexadecimal SwTPC 6800 Memory Map

Figure 1

ASCII to Hexadecimal Conversion Table

Fxample: A=4	71	m.	D	C	В	A	9	8	7	6	5	4	3	2	-	0	LSB MSB
	18	SO	CR	FF	IVT	LF	нт	BS	BEL	ACK	END	EOT	ETX	STX	HOS	NUL	0
	SU	RS	GS	FS	ESC	SUB	EM	CAN	ETB	SYN	NAK	DC4	DC3	DC2	DC1	DLE	-
	1	•	1	,	+	*	_	-	•	δο	%	4	#	3	-	SP	2
	••	V	11	٨	,.	••	9	8	7	6	ഗ	4	ယ	2	-	0	3
	0	z	3	_	X	_	-	I	G	TI	m	0	C	œ	A	0	4
	1	>	L	1		2	~	×	8	<	C	-	S	R	٥	0	On
	0	3	3	-	~						0			σ	۵	0	6
	DEL	1	-	-	~	Z	Y	×	*	<	2	-	S	-	Q	0	7